CB LC75818PT

смов IC 1/8 to 1/10 Duty Dot Matrix LCD Display Controllers/Drivers with Key Input Function



Overview

The LC75818PT is 1/8 to 1/10 duty dot matrix LCD display controllers/drivers that support the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75818PT also provide on-chip character display ROM and RAM to allow display systems to be implemented easily. These products also provide up to 4 general-purpose output ports and incorporate a key scan circuit that accepts input from up to 30 keys to reduce printed circuit board wiring.

Features

- Key input function for up to 30 keys (A key scan is performed only when a key is pressed.)
- Controls and drives a 5×7, 5×8, or 5×9 dot matrix LCD.
- Supports accessory display segment drive (up to 80 segments)
- Display technique: 1/8 duty 1/4 bias drive (5×7 dots)

 $1/9 \text{ duty } 1/4 \text{ bias drive } (5 \times 8 \text{ dots})$

 $1/10 \text{ duty } 1/4 \text{ bias drive } (5 \times 9 \text{ dots})$

- Display digits: 16 digits×1 line (5×7 dots, 5×8 dots, 5×9 dots)
- Display control memory

CGROM: 240 characters (5×7, 5×8, or 5×9 dots) CGRAM: 16 characters (5×7, 5×8, or 5×9 dots) ADRAM: 16×5 bits DCRAM: 64×8 bits

Instruction function

Display on/off control

- Display shift function
- Sleep mode can be used to reduce current drain.
- Built-in display contrast adjustment circuit
- The frame frequency of the common and segment output waveforms can be controlled by instructions.
- Serial data I/O supports CCB format communication with the system controller.
- \bullet Independent LCD driver block power supply VLCD
- A voltage detection type reset circuit is provided to initialize the IC and prevent incorrect display.
- The INH pin is provided. This pin turns off the display, disables key scanning, and forces the general-purpose output ports to the low level.
- RC oscillator circuit

• CCB is ON Semiconductor® 's original format. All addresses are managed by ON Semiconductor® for this format.

[•] CCB is a registered trademark of Semiconductor Components Industries, LLC.

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +4.2	N/
	V _{LCD} max	V _{LCD}	-0.3 to +11.0	V
Input voltage	V _{IN} 1	CE, CL, DI, INH	-0.3 to +4.2	
		CE, CL, DI, INH V _{DD} =2.7 to 3.6V	-0.3 to +6.5	V
	V _{IN} 2	OSC, KI1 to KI5, TEST	-0.3 to V _{DD} +0.3	
	V _{IN} 3	V _{LCD} 1, V _{LCD} 2, V _{LCD} 3, V _{LCD} 4	-0.3 to V _{LCD} +0.3	
Output voltage	V _{OUT} 1	DO	-0.3 to +6.5	
	V _{OUT} 2	OSC, KS1 to KS6, P1 to P4	-0.3 to V _{DD} +0.3	V
	V _{OUT} 3	V _{LCD} 0, S1 to S80, COM1 to COM10	-0.3 to V _{LCD} +0.3	
Output current	IOUT1	S1 to S80	300	μA
	I _{OUT} 2	COM1 to COM10	3	
	I _{OUT} 3	KS1 to KS6	1	mA
	IOUT ⁴	P1 to P4	5	
Allowable power dissipation	Pd max	Ta=85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Derrorator	Quere had	Que d'illiane		Ratings		
Parameter	Symbol	Conditions	min	typ	max	unit
Supply voltage	V _{DD}	V _{DD}	2.7		3.6	
	V _{LCD}	V _{LCD} When the display contrast adjustment circuit is used.	7.0		10.0	V
		V _{LCD} When the display contrast adjustment circuit is not used.	4.5		10.0	•
Output voltage	V _{LCD} 0	V _{LCD} 0	V _{LCD} 4 +4.5		V _{LCD}	V
Input voltage	V _{LCD} 1	V _{LCD} 1		3/4 (V _{LCD} 0- V _{LCD} 4)	V _{LCD} 0	
	V _{LCD} 2	V _{LCD} 2		2/4 (V _{LCD} 0- V _{LCD} 4)	V _{LCD} 0	V
	V _{LCD} 3	V _{LCD} 3		1/4 (V _{LCD} 0- V _{LCD} 4)	V _{LCD} 0	
	V _{LCD} 4	V _{LCD} 4	0		1.5	

Continued on next page.

Parameter	Symbol	Conditions		Ratings		unit
Parameter	Symbol	Conditions	min	typ	max	unit
Input high level voltage	V _{IH} 1	CE, CL, DI, INH	0.8V _{DD}		3.6	
		CE, CL, DI, INH V _{DD} =2.7 to 3.6V	0.8V _{DD}		5.5	V
	V _{IH} 2	OSC external clock operating mode	0.8V _{DD}		V _{DD}	
	V _{IH} 3	KI1 to KI5	0.6V _{DD}		V _{DD}	
Input low level voltage	V _{IL} 1	CE, CL, DI, INH, KI1 to KI5	0		0.2V _{DD}	.,
	V _{IL} 2	OSC external clock operating mode	0		0.2V _{DD}	V
Output pull-up voltage	VOUP	DO	0		5.5	V
Recommended external resistor for RC oscillation	Rosc	OSC RC oscillator operating mode		10		kΩ
Recommended external capacitor for RC oscillation	Cosc	OSC RC oscillator operating mode		470		pF
Guaranteed range of RC oscillation	fosc	OSC RC oscillator operating mode	150	300	600	kHz
External clock operating frequency	^f CK	OSC external clock operating mode [Figure 4]	100	300	600	kHz
External clock duty cycle	D _{CK}	OSC external clock operating mode [Figure 4]	30	50	70	%
Data setup time	tds	CL, DI [Figure 2],[Figure 3]	160			ns
Data hold time	tdh	CL, DI [Figure 2],[Figure 3]	160			ns
CE wait time	tcp	CE, CL [Figure 2],[Figure 3]	160			ns
CE setup time	tcs	CE, CL [Figure 2],[Figure 3]	160			ns
CE hold time	tch	CE, CL [Figure 2],[Figure 3]	160			ns
High level clock pulse width	tφH	CL [Figure 2],[Figure 3]	160			ns
Low level clock pulse width	tφL	CL [Figure 2],[Figure 3]	160			ns
DO output delay time	tdc	DO R _{PU} =4.7kΩ C _L =10pF *1 [Figure 2],[Figure 3]			1.5	μs
DO rise time	tdr	DO R _{PU} =4.7kΩ C _L =10pF *1 [Figure 2],[Figure 3]			1.5	μs

Note: *1. Since the DO pin is an open-drain output, these times depend on the values of the pull-up resistor R_{PU} and the load capacitance C_L .


Electrical Characteristics for the Allowable Operating Ranges

Parameter	Cumbol	Pins	Conditions		Ratings		unit
Parameter	Symbol	Pins	Conditions	min	typ	max	unit
Hysteresis	VH	CE, CL, DI, INH, KI1 to KI5			0.1V _{DD}		V
Power-down detection voltage	V _{DET}			2.0	2.2	2.4	V
Input high level current	I _{IH} 1	CE, CL, DI, INH	V _I =3.6V			5.0	
			V _I =5.5V V _{DD} =2.7 to 3.6V			5.0	μA
	I _{IH} 2	OSC	$V_I = V_{DD}$ external clock operating mode			5.0	
Input low level current	IIL1	CE, CL, DI, INH	VI=0V	-5.0			
	I _{IL} 2	OSC	VI=0V external clock operating mode	-5.0			μA
Input floating voltage	V _{IF}	KI1 to KI5				0.05V _{DD}	V
Pull-down resistance	R _{PD}	KI1 to KI5	V _{DD} =3.3V	50	100	250	kΩ
Output off leakage current	IOFFH	DO	V _O =5.5V			6.0	μA
Output high level voltage	V _{OH} 1	S1 to S80	Ι _Ο =-20μΑ	V _{LCD} O-0.6			
	V _{OH} 2	COM1 to COM10	Ι _Ο =-100μΑ	V _{LCD} O-0.6			v
	V _{OH} 3	KS1 to KS6	Ι _Ο =-250μΑ	V _{DD} -0.8	V _{DD} -0.4	V _{DD} -0.1	v
	V _{OH} 4	P1 to P4	I _O =-1mA	V _{DD} -0.9			
Output low level voltage	V _{OL} 1	S1 to S80	Ι _Ο =20μΑ			V _{LCD} 4+0.6	
	V _{OL} 2	COM1 to COM10	I _O =100μA			V _{LCD} 4+0.6	
	V _{OL} 3	KS1 to KS6	I _O =12.5μA	0.1	0.4	1.2	V
	V _{OL} 4	P1 to P4	I _O =1mA			0.9	
	V _{OL} 5	DO	I _O =1mA		0.1	0.3	

Continued on next page.


Parameter	Symbol	Pins	Conditions		Ratings		unit
Faiametei	Symbol	FIIIS	Conditions	min	typ	max	unit
Output middle level	V _{MID} 1	S1 to S80	I _O =±20µA	2/4		2/4	
voltage *2				(V _{LCD} 0		(V _{LCD} 0	
				-V _{LCD} 4)		-V _{LCD} 4)	
				-0.6		+0.6	
	V _{MID} 2	COM1 to COM10	Ι _Ο =±100μΑ	3/4		3/4	
				(V _{LCD} 0		(V _{LCD} 0	V
				-V _{LCD} 4)		-V _{LCD} 4)	
				-0.6		+0.6	
	V _{MID} 3	COM1 to COM10	Ι _Ο =±100μΑ	1/4		1/4	
				(V _{LCD} 0		(V _{LCD} 0	
				-V _{LCD} 4)		-V _{LCD} 4)	
	fosc	OSC	Rosc=10kΩ	-0.6		+0.6	
Oscillator frequency	IOSC	USC	Cosc=470pF	210	300	390	kHz
Current drain	I _{DD} 1	V _{DD}	sleep mode			100	
	I _{DD} 2	V _{DD}	V _{DD} =3.6V				
			output open		500	1000	
			fosc=300kHz				
	ILCD1	V _{LCD}	sleep mode			15	
	I _{LCD} 2	V _{LCD}	V _{LCD} =10.0V				
			output open				
			fosc=300kHz		450	900	μA
			When the display contrast				
			adjustment circuit is used.				
	I _{LCD} 3	V _{LCD}	V _{LCD} =10.0V				
			output open				
			fosc=300kHz		200	400	
			When the display contrast				
			adjustment circuit is not used.				

Note: *2. Excluding the bias voltage generation divider resistor built into the V_{LCD}0, V_{LCD}1, V_{LCD}2, V_{LCD}3, and V_{LCD}4. (See Figure 1.)




[Figure 1]

(1) When CL is stopped at the low level






(2) When CL is stopped at the high level



[Figure 3]


(3) OSC pin clock timing in external clock operating mode




[Figure 4]

Package Dimensions


unit : mm (typ) 3257A



Pin Assignments



Block Diagram



Pin Functions

Pin	Pin No.	Function	Active	I/O	Handling when unused
S1 to S80	1 to 80	Segment driver outputs.	-	о	OPEN
COM1 to COM10	90 to 81	Common driver outputs.	-	0	OPEN
KS1 to KS6	91 to 96	Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to form a key matrix.	-	0	OPEN
KI1 to KI5	97 to 101	Key scan inputs. These pins have built-in pull-down resistors.	Н	I	GND
P1 to P4	102 to 105	General-purpose outputs. P4 can be used as a clock output port with the "set key scan output port/general-purpose output port state" instruction.	-	0	OPEN
OSC	115	Oscillator connections. An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. This pin can also be used as the external clock input pin with the "set display technique" instruction.	-	I/O	V _{DD}
CE	118	Serial data interface connections to the controller. Note that DO,	н	I	
CL	119	being an open-drain output, requires a pull-up resistor. CE: Chip enable	Ę	I	GND
DI	120	CL: Synchronization clock	-	I	
DO	117	DI: Transfer data DO: Output data	-	0	OPEN
	116	Input that turns the display off, disables key scanning, and forces the general-purpose output ports low. • When INH is low (V _{SS}): • Display off S1 to S80="L" (V _{LCD} 4) COM1 to COM10="L" (V _{LCD} 4) • General-purpose output ports P1 to P4=low (V _{SS}) • Key scanning disabled: KS1 to KS6=low (V _{SS}) • All the key data is reset to low. • When INH is high (V _{DD}): • Display on • The state of the pins as key scan output pins or general-purpose output ports can be set with the "set key scan output port/general-purpose output port state" instruction. • Key scanning is enabled. However, serial data can be transferred when the INH pin is low.	L	I	V _{DD}
TEST	114	This pin must be connected to ground.	-	I	-
V _{LCD} 0	108	LCD drive 4/4 bias voltage (high level) supply pin. The level on this pin can be changed by the display contrast adjustment circuit. However, $(V_{LCD}0 - V_{LCD}4)$ must be greater than or equal to 4.5V. Also, external power must not be applied to this pin since the pin circuit includes the display contrast adjustment circuit.	-	0	OPEN
V _{LCD} 1	109	LCD drive 3/4 bias voltage (middle level) supply pin. This pin can be used to supply the 3/4 (V_{LCD} 0 - V_{LCD} 4) voltage level externally.	-	I	OPEN
V _{LCD} 2	110	LCD drive 2/4 bias voltage (middle level) supply pin. This pin can be used to supply the 2/4 (V_{LCD} 0 - V_{LCD} 4) voltage level externally.	-	I	OPEN

Continued on next page.

Pin	Pin No.	Function	Active	I/O	Handling when unused
V _{LCD} 3	111	LCD drive 1/4 bias voltage (middle level) supply pin. This pin can be used to supply the 1/4 (V_{LCD} 0 - V_{LCD} 4) voltage level externally.	-	I	OPEN
V _{LCD} 4	112	LCD drive 0/4 bias voltage (low level) supply pin. Fine adjustment of the display contrast can be implemented by connecting an external variable resistor to this pin. However, ($V_{LCD}0 - V_{LCD}4$) must be greater than or equal to 4.5V, and $V_{LCD}4$ must be in the range 0V to 1.5V, inclusive.	-	I	GND
V _{DD}	106	Logic block power supply connection. Provide a voltage of between 2.7to 3.6V.	-	-	-
VLCD	107	LCD driver block power supply connection. Provide a voltage of between 7.0 to 10.0V when the display contrast adjustment circuit is used and provide a voltage of between 4.5 to 10.0V when the circuit is not used.	-	-	-
V _{SS}	113	Power supply connection. Connect to ground.	-	-	-

Block Functions

• AC (address counter)

AC is a counter that provides the addresses used for DCRAM and ADRAM. The address is automatically modified internally, and the LCD display state is retained.

• DCRAM (data control RAM)

DCRAM is RAM that is used to store display data expressed as 8-bit character codes. (These character codes are converted to 5×7 , 5×8 , or 5×9 dot matrix character patterns using CGROM or CGRAM.) DCRAM has a capacity of 64×8 bits, and can hold 64 characters. The table below lists the correspondence between the 6-bit DCRAM address loaded into AC and the display position on the LCD panel.

• When the DCRAM address loaded into AC is 00H.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DCRAM address (hexadecimal)	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F

However, when the display shift is performed by specifying MDATA, the DCRAM address shifts as shown below.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	(ahift laft)
DCRAM address (hexadecimal)	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	(shift left)

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	(abift right)
DCRAM address (hexadecimal)	3F	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	(shift right)

Note: *3. The DCRAM address is expressed in hexadecimal.

Least	Least significant bit \downarrow									
	MSB									
DCRAM address	DCRAM address DA0 DA1 DA2 DA3									
	└_ Hexa	decimal 🗸								

Example: When the DCRAM address is 2EH.

DA0	DA1	DA2	DA3	DA4	DA5
0	1	1	1	0	1

• ADRAM (Additional data RAM)

ADRAM is RAM that is used to store the ADATA display data. ADRAM has a capacity of 16×5 bits, and the stored display data is displayed directly without the use of CGROM or CGRAM. The table below lists the correspondence between the 4-bit ADRAM address loaded into AC and the display position on the LCD panel.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ADRAM address (hexadecimal)	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F

However, when the display shift is performed by specifying ADATA, the ADRAM address shifts as shown below.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	(-h:ft -ft)
ADRAM address (hexadecimal)	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F	0	(shift left)
Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	(abift right)
ADRAM address (hexadecimal)	F	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	(shift right)

Note: *4. The ADRAM address is expressed in hexadecimal.

	Least	significa ↓	ant bit	Most	significar ↓	nt bit		
		LSB		MSB				
ADRAM address		RA0	RA1	RA2	RA3			
		\	— Hexad	ecimal —	/			

Example: When the ADRAM address is AH.

RA0	RA1	RA2	RA3
0	1	0	1

• CGROM (Character generator ROM)


CGROM is ROM that is used to generate the 240 kinds of 5×7 , 5×8 , or 5×9 dot matrix character patterns from the 8-bit character codes. CGROM has a capacity of 240×45 bits. When a character code is written to DCRAM, the character pattern stored in CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.

• CGRAM (Character generator RAM)


CGRAM is RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of 5×7 , 5×8 , or 5×9 dot matrix character patterns can be stored. CGRAM has a capacity of 16×45 bits.

Serial Data Input

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



• B0 to B3, A0 to A3: CCB address 42H

• D0 to D63: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.

Instruction Table

Instruction ladie	able							
Instruction	D0 D1 D39	D40 D41 D42 D43 D44 D45 D46 D47	D48 D49 D50 D51 D52 D53 D54 D55	D56 D57 D58 D59	D60 D	D61 D62 D	D63	Execution time *8
Set display technique *5				DT1 DT2 FC OC	0	0	-	0μs/108μs *5
Display on/off control		DG1 DG2 DG3 DG4 DG5 DG6 DG7 DG8	DG9 DG10 DG11 DG12 DG13 DG14 DG15 DG16	M A SC SP	0	-	0	0μs/27μs *9
Display shift				M A R/L X	0	-	-	27µs
Set AC address			DA0 DA1 DA2 DA3 DA4 DA5 X X	RA0 RA1 RA2 RA3	0	0	0	27µs
DCRAM data write *6		AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7	DA0 DA1 DA2 DA3 DA4 DA5 X X	IM X X WI	0	1 0	1	27 µs
ADRAM data write *7		AD1 AD2 AD3 AD4 AD5 X X X	RA0 RA1 RA2 RA3 X X X X X	IM X X MI	ο	-	0	27 µs
CGRAM data write	CD1 CD2CD40	CD41 CD42 CD43 CD44 CD45 X X X	CAD CA1 CA2 CA3 CA4 CA5 CA6 CA7	× × × ×	0	-	+	27 µs
Set display contrast			CT0 CT1 CT2 CT3 X X X X	стс х х х	-	0	0	oμs
Set key scan output port/ general-purpose output port state			KC1 KC2 KC3 KC4 KC5 KC6 PC40 PC41	PC1 PC2 PC3 X	-	0	~	oµs
Notes: *5. Be sui instru *6. The da (See d *7. The da *8. The es	Be sure to execute the "set display tech instruction is 108µs (fosc=300kHz, fC The data format differs when the "DCF (See detailed instruction descriptions .) The data format differs when the "ADF (See detailed instruction descriptions.) The execution times listed here apply v	nique" instruction f K=300kHz). &AM data write" ins &AM data write" in: &AM data write" in: when fosc=300kHz,	irst after power-on (VDET-based system reset). Note that the execution time of this first struction is executed in the increment mode ($IM = 1$). struction is executed in the increment mode ($IM = 1$). fCK=300kHz. The execution times differ when the oscillator frequency fosc or the external	hat the execution time	of this f or the e	irst ¢ternal	с Х	X: don't care

LC75818PT

clock frequency fCK differs. Example: When fosc = 210kHz, fCK = 210kHz

 $27\mu s \times \frac{300}{210} = 39\mu s$, $108\mu s \times \frac{300}{210} = 155\mu s$

*9.When the sleep mode (SP = 1) is set, the execution time is 27μ s (when fosc = 300kHz, fCK = 300kHz).

Detailed Instruction Descriptions

• Set display technique ... <Sets the display technique> (Display technique)

			Co	de						
D56	D57	D58	D59	D60	D61	D62	D63			
DT1	DT2	FC	0C	0	0	0	1			
X: don't care										

Note: Be sure to execute the "set display technique" instruction first after power-on (V_{DET}-based system reset).

DT1, DT2: Sets the display technique

DT1	DTO	Diaplay technique	Outpu	ut pins	
DTT	DT2	Display technique	COM9	COM10	
0	0	1/8 duty, 1/4 bias drive	VLCD4 level	VLCD4 level	
1	0	1/9 duty, 1/4 bias drive	COM9	VLCD4 level	Note: *10. CON
0	1	1/10 duty, 1/4 bias drive	COM9	COM10	outp

te: *10. COMn (n=9,10): Common output

FC: Sets the frame frequency of the common and segment output waveforms

		Frame frequency	
FC	1/8 duty, 1/4 bias drive	1/9 duty, 1/4 bias drive	1/10 duty, 1/4 bias drive
	f8[Hz]	f9[Hz]	f10[Hz]
0	fosc/3072, f _{CK} /3072	fosc/3456, f _{CK} /3456	fosc/3840, f _{CK} /3840
1	fosc/1536, f _{CK} /1536	fosc/1728, f _{CK} /1728	fosc/1920, f _{CK} /1920

OC: Sets the RC oscillator operating mode and external clock operating mode.

OC	OSC pin function
0	RC oscillator operating mode
1	External clock operating mode
NT	11 When $1 + t' + t + DC + t'$

Note: *11. When selecting the RC oscillator operating mode, be sure to connect an external resistor Rosc and an external capacitor Cosc to the OSC pin.

• Display on/off control ... < Turns the display on or off>

(Display ON/OFF control)

Code								
D40 D41 D42 D43 D44 D45 D46 D47 D48 D49 D50 D51 D52 D53 D54 D55	D56	D57	D58	D59	D60	D61 I	D62	D63
DG1 DG2 DG3 DG4 DG5 DG6 DG7 DG8 DG9 DG10 DG11 DG12 DG13 DG14 DG15 DG16	М	А	SC	SP	0	0	1	0


X: don't care


M, A: Specifies the data to be turned on or off

М	А	Display operating state
0	0	Both MDATA and ADATA are turned off (The display is forcibly turned off regardless of the DG1 to DG16 data.)
0	1	Only ADATA is turned on (The ADATA of display digits specified by the DG1 to DG16 data are turned on.)
1	0	Only MDATA is turned on (The MDATA of display digits specified by the DG1 to DG16 data are turned on.)
1	1	Both MDATA and ADATA are turned on
I	I	(The MDATA and ADATA of display digits specified by the DG1 to DG16 data are turned on.)


Note: *12. MDATA, ADATA 5×7 dot matrix display

5×8 dot matrix display





5×9 dot matrix display



DG1 to DG16: S	specifie	es the o	display	digit													_
Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Display digit data	DG1	DG2	DG3	DG4	DG5	DG6	DG7	DG8	DG9	DG10	DG11	DG12	DG13	DG14	DG15	DG16	

For example, if DG1 to DG7 are 1, and DG8 to DG16 are 0, then display digits 1 to 7 will be turned on, and display digits 8 to 16 will be turned off (blanked).

SC: Controls the common and segment output pins

SC	Common and segment output pin states
0	Output of LCD drive waveforms
1	Fixed at the V _{LCD} 4 level (all segments off)
	SC 0 1

Note: *13. When SC is 1, the S1 to S80 and COM1 to COM10 output pins are set to the V_{LCD}4 level, regardless of the M, A, and DG1 to DG16 data.

SP: Controls the normal mode and sleep mode

SP	Mode
0	Normal mode
1	$ \begin{array}{c} \mbox{Sleep mode} \\ (\mbox{The common and segment pins go to the V_{LCD}4 level and the oscillator on the OSC pin is stopped (although it operates during key scan operations) in RC oscillator operating mode (OC="0") and reception of the external clock is stopped (external clock is received during key scan operations) in external clock operating mode (OC="1"), to reduce current drain. Although the "display on/off control", "set display contrast" and "set key scan output port/general-purpose output port state" (disallowed to set the clock output at the P4 pin) instructions can be executed in this mode, applications must return the IC to normal mode to execute any of the other instruction setting. When the IC is in external clock operating mode, be sure to stop the external clock input after the lapse of the instruction execution time (27\mus: fCK=300kHz). \\ \end{array}$

• Display shift ... <Shifts the display>

(Display shift)

	Code													
D56	D57 D58 D59 D60 D61 D62 D													
М	А	R/L	Х	0	0	1	1							

X: don't care

M, A: Specifies the data to be shifted

М	А	Shift operating state
0	0	Neither MDATA nor ADATA is shifted
0	1	Only ADATA is shifted
1	0	Only MDATA is shifted
1	1	Both MDATA and ADATA are shifted

R/L: Specifies the shift direction

R/L	Shift direction
0	Shift left
1	Shift right

LC75818PT

							Co	de							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
DA0	DA1	DA2	DA3	DA4	DA5	х	х	RA0	RA1	RA2	RA3	0	1	0	0
A0 1	o DA5	: DCl	RAM	addres	S								X:	don't	care
DA0	DA1	D	A2	DA3	DA4	DA5									
LSB ↑						MSB ↑									
east s	significa	nt bit			Mos	t signifi	cant bi	t							
RA0 t	o RA3	: ADI	RAM	addres	s										
RA0	RA1	R	A2	RA3											
LSB				MSB											
Ŷ				\uparrow											
	significa	nt bit	Most	significa	ant bit										

• DCRAM data write ... < Specifies the DCRAM address and stores data at that address > (Write data to DCRAM)

(Write	data	to	DCRAM)	


	Code																						
D40	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5		AC7	DA0	DA1	DA2	DA3	DA4	DA5	X	X	IM	X	X	X	0	1	0	1
																				-	: don		re
DA0	DA0 to DA5: DCRAM address																						
DAG) (DA1	DA2	2 [DA3	DA4	C	A5															
LS	В						N	ISB															
↑								↑ 															
Least	signit	ficant l	DIT			MO	st sig	Inifica	nt bit														
AC0	to A	C7: E	DCRA	AM d	lata (c	harac	ter c	ode)															
ACO) A	AC1	AC2	2 4	AC3	AC4	A	C5	AC6	A	C7												
LS	В			•							SB												
↑											↑												

Least significant bit Most significant bit

This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code, and is converted to a 5×7 , 5×8 , or 5×9 dot matrix display data using CGROM or CGRAM.

IM: Sets the method of writing data to DCRAM

IM	DCRAM data write method
0	Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.)
1	Increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.)



Instructions other than the "DCRAM data write" instruction _____ cannot be executed.

Data format at (1) (24 bits)

	Code																						
D40	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	DA0	DA1	DA2	DA3	DA4	DA5	Х	Х	IM	х	х	Х	0	1	0	1
	X: don't ca													't care									

Data format at (2) (8 bits)

			Со	de			
D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7

Data format at (3) (16 bits)

							C	Code							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	0	х	Х	Х	0	1	0	1
													X:	don'	t care

• ADRAM data write ... <Specifies the ADRAM address and stores data at that address> (Write data to ADRAM)

D40 D41 D42 D43 D44 D45 D46 D47 D48 D49 D50 D51 D52 D53 D54 D55 D56 D57 D58 D59 D60 D	D61 E	D 04		-																			
	JOIL	D61	D60	D59	D58	D57	D56	D55	D54	D53	D52	D51	D50	D49	D48	D47	D46	D45	D44	D43	D42	D41	D40
AD1 AD2 AD3 AD4 AD5 X X X RA0 RA1 RA2 RA3 X X X X IM X X X 0	1	1	0	Х	Х	х	IM	Х	Х	х	х	RA3	RA2	RA1	RA0	Х	Х	Х	AD5	AD4	AD3	AD2	AD1

X: don't care

RA0 to RA3:ADRAM address

RA0	RA1	RA2	RA3	
LSB			MSB	
\uparrow			\uparrow	
Least sig	gnificant	bit	Most sig	nificant bit

AD1 to AD5: ADATA display data

In addition to the 5×7 , 5×8 , or 5×9 dot matrix display data (MDATA), this IC supports direct display of the five accessory display segments provided in each digit as ADATA. This display function does not use CGROM or CGRAM. The figure below shows the correspondence between the data and the display. When ADn = 1(where n is an integer between 1 and 5) the segment corresponding to that data will be turned on.

000 S5m+1	∞	S5m+5 (m is an integer
		between 0 and 15)


ADATA	Corresponding output pin
AD1	S5m+1 (m is an integer between 0 and 15)
AD2	S5m+2
AD3	S5m+3
AD4	S5m+4
AD5	S5m+5

IM: Sets the method of writing data to ADRAM

IM	ADRAM data write method
0	Normal ADRAM data write (Specifies the ADRAM address and writes the ADRAM data.)
1	Increment mode ADRAM data write (Increments the ADRAM address by +1 each time data is written to ADRAM.)


Notes: *15.

• ADRAM data write method when IM = 0



• ADRAM data write method when IM = 1

(Instructions other than the "ADRAM data write" instruction cannot be executed.)



Data format at (4) (24 bits)

										Co	de											
D40 D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AD1 AD2	AD3	AD4	AD5	х	Х	Х	RA0	RA1	RA2	RA3	Х	х	х	х	IM	х	х	Х	0	1	1	0

X: don't care

Data format at (5) (8 bits)

			С	ode			
D56	D57	D58	D59	D60	D61	D62	D63
AD1	AD2	AD3	AD4	AD5	Х	х	Х
					X:	don'	t care

Data format at (6) (16 bits)

						Со	de							
D48 D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AD1 AD2	AD3	AD4	AD5	х	х	х	0	х	х	х	0	1	1	0
												X: (don'i	t care

• CGRAM data write ... <Specifies the CGRAM address and stores data at that address> (Write data to CGRAM)

								Code							
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
CD1	CD2	CD3	CD4	CD5	CD6	CD7	CD8	CD9	CD10	CD11	CD12	CD13	CD14	CD15	CD16

								Code							
D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
CD17	CD18	CD19	CD20	CD21	CD22	CD23	CD24	CD25	CD26	CD27	CD28	CD29	CD30	CD31	CD32

	Code														
D32	D33	D34	D35	D36	D37	D38	D39	D40	D41	D42	D43	D44	D45	D46	D47
CD33	CD34	CD35	CD36	CD37	CD38	CD39	CD40	CD41	CD42	CD43	CD44	CD45	Х	Х	х

Code															
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	х	х	х	Х	0	1	1	1

X: don't care

CA0 to CA7: CGRAM address

CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	
LSB							MSB	-
\uparrow	\uparrow							
Least significant bit Most significa								nt bit

CD1 to CD45: CGRAM data (5×7, 5×8, or 5×9 dot matrix display data)

The bit CDn (where n is an integer between 1 and 45) corresponds to the 5×7 , 5×8 , or 5×9 dot matrix display data. The figure below shows that correspondence. When CDn is 1 the dots which correspond to that data will be turned on.

CD1	CD2	CD3	CD4	CD5
CD6	CD7	CD8	CD9	CD10
CD11	CD12	CD13	CD14	CD15
CD16	CD17	CD18	CD19	CD20
CD21	CD22	CD23	CD24	CD25
CD26	CD27	CD28	CD29	CD30
CD31	CD32	CD33	CD34	CD35
CD36	CD37	CD38	CD39	CD40
CD41	CD42	CD43	CD44	CD45

Note: *16. CD1 to CD35: 5×7 dot matrix display data CD1 to CD40: 5×8 dot matrix display data CD1 to CD45: 5×9 dot matrix display data

• Set display contrast... <Sets the display contrast> (Set display contrast)

	Code														
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
CT0	CT1	CT2	CT3	Х	Х	Х	Х	CTC	Х	х	х	1	0	0	0

X: don't care

CT0 to CT3: Sets the display contrast (11 steps)

CT0	CT1	CT2	CT3	LCD drive 4/4 bias voltage supply V _{LCD} 0 level
0	0	0	0	0.94V _{LCD} =V _{LCD} -(0.03V _{LCD} ×2)
1	0	0	0	0.91V _{LCD} =V _{LCD} -(0.03V _{LCD} ×3)
0	1	0	0	0.88V _{LCD} =V _{LCD} -(0.03V _{LCD} ×4)
1	1	0	0	0.85V _{LCD} =V _{LCD} -(0.03V _{LCD} ×5)
0	0	1	0	0.82V _{LCD} =V _{LCD} -(0.03V _{LCD} ×6)
1	0	1	0	0.79V _{LCD} =V _{LCD} -(0.03V _{LCD} ×7)
0	1	1	0	0.76V _{LCD} =V _{LCD} -(0.03V _{LCD} ×8)
1	1	1	0	0.73V _{LCD} =V _{LCD} -(0.03V _{LCD} ×9)
0	0	0	1	0.70V _{LCD} =V _{LCD} -(0.03V _{LCD} ×10)
1	0	0	1	0.67V _{LCD} =V _{LCD} -(0.03V _{LCD} ×11)
0	1	0	1	$0.64V_{LCD}=V_{LCD}-(0.03V_{LCD}\times 12)$

CTC: Sets the display contrast adjustment circuit state

CTC	Display contrast adjustment circuit state
0	The display contrast adjustment circuit is disabled, and the V _{LCD} 0 pin level is forced to the V _{LCD} level.
1	The display contrast adjustment circuit operates, and the display contrast is adjusted.

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it is also possible to apply fine adjustments to the contrast by connecting an external variable resistor to the V_{LCD}4 pin and modifying the V_{LCD}4 pin voltage. However, the following conditions must be met: V_{LCD}0-V_{LCD}4 \geq 4.5V, and 1.5V \geq V_{LCD}4 \geq 0V.

• Set key scan output port/general-purpose output port state

... <Sets the key scan output port and general-purpose output port states>

(Key scan output port and General-purpose output port control)

	Code														
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
KC1	KC2	KC3	KC4	KC5	KC6	PC40	PC41	PC1	PC2	PC3	х	1	0	0	1

X:don't care

KC1 to KC6: Sets the key scan output pin KS1 to KS6 state

Output pin	KS1	KS2	KS3	KS4	KS5	KS6
Key scan output state setting data	KC1	KC2	KC3	KC4	KC5	KC6

When KC1 to KC3 are set to 1 and KC4 to KC6 are set to 0, in the key scan standby state, the KS1 to KS3 output pins will output the high level (V_{DD}) and KS4 to KS6 will output the low level (V_{SS}).

Note that key scan output signals are not output from output pins that are set to the low level.

PC1, PC2, PC3: Sets the general-purpose output port P1, P2, P3 state


Output pin	- P1	P2	P3
General-purpose output port state setting	PC1	PC2	PC3

When PC1 is set to 1 and PC2 to PC3 are set to 0, P1 output pin will output the high levels (V_{DD}) and P2 to P3 will output the low levels (V_{SS}).


PC40, PC	241: Sets t	he general-purpose output port P4 state
PC40	PC41	Output pin (P4) state
0	0	"L"(V _{SS})
1	0	"H"(V _{DD})
0	1	Clock signal output (fosc/2, f _{CK} /2)
1	1	Clock signal output (fosc/8, f _{CK} /8)

Serial Data Output

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



• SA: Sleep acknowledge data

Note: *17. If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data(SA) will be invalid.

Output Data

(1) KD1 to KD30: Key data

When a key matrix of up to 30 keys is formed from the KS1 to KS6 output pins and the KI1 to KI5 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship between those pins and the key data bits.

	KI1	KI2	KI3	KI4	KI5
KS1	KD1	KD2	KD3	KD4	KD5
KS2	KD6	KD7	KD8	KD9	KD10
KS3	KD11	KD12	KD13	KD14	KD15
KS4	KD16	KD17	KD18	KD19	KD20
KS5	KD21	KD22	KD23	KD24	KD25
KS6	KD26	KD27	KD28	KD29	KD30


(2) SA : Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in Sleep mode and 0 in normal mode.

Key Scan Operation Functions


(1) Key scan timing

The key scan period is 2304T(s). To reliably determine the on/off state of the keys, the LC75818PT scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) 4800T(s) after starting a key scan. If the key data dose not agree and a key was pressed at that point, it scans the keys again. Thus the LC75818PT cannot detect a key press shorter than 4800T(s).



Note: *18. Not that the high/low states of these pins are determined by the "set key scan output port/general-purpose output port state" instruction, and that key scan output signals are not output from pins that are set to low.


- (2) In normal mode
 - The pins KS1 to KS6 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
 - If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, a key scan is started and the keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
 - If a key is pressed for longer than 4800T(s) (Where T=1/fosc, T=1/f_{CK}) the LC75818PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
 - After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75818PT performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between $1k\Omega$ and $10k\Omega$).



(3) In sleep mode

- The pins KS1 to KS6 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
- If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed in the RC oscillator operating mode, the oscillator on the OSC pin is started (the IC starts receiving the external clock in external clock operating mode) and a key scan is performed. Keys are scanned until all keys released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than 4800T(s) (Where T=1/fosc, T=1/f_{CK}) the LC75818PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75818PT performs another key scan. However, this dose not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up resistor (between $1k\Omega$ and $10k\Omega$).
- Sleep mode key scan example


Example: When a "display on/off control (SP=1)" instruction and a "set key scan output port/general-purpose output port state (KC1 to KC5= 0, KC6=1)" instruction are executed. (i.e. sleep mode with only KS6 high.)



When any one of these keys is pressed in RC oscillator operating mode, the oscillator on the OSC pin is started (the IC starts receiving the external clock in external clock operating mode) and the keys are scanned.

Note: *19. These diodes are required to reliably recognize multiple key presses on the KS6 line when sleep mode state with only KS6 high, as in the above example.

That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.




Multiple Key Presses

Although the LC75818PT is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed.


Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

1/8 Duty, 1/4 Bias Drive Technique




When a "set display technique" instruction with FC = 0 is executed: $f8 = \frac{fosc}{3072}$, $f8 = \frac{fCK}{3072}$ When a "set display technique" instruction with FC = 1 is executed: $f8 = \frac{fosc}{1536}$, $f8 = \frac{fCK}{1536}$


1/9 Duty, 1/4 Bias Drive Technique



1/10 Duty, 1/4 Bias Drive Technique



Clock Signal Output Waveform



Voltage Detection Type Reset Circuit (VDET)

This circuit generates an output signal and resets the system when logic block power is first applied and when the voltage drops, i.e., when the logic block power supply voltage is less than or equal to the power down detection voltage V_{DET} , which is 2.2V, typical. To assure that this function operates reliably, a capacitor must be added to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when the logic block power is first applied and the logic block power supply voltage V_{DD} fall time when the voltage drops are both at least 1ms. (See Figure 5.)

Power Supply Sequence

The following sequences must be observed when power is turned on and off. (See Figure 5.)

• Power on: Logic block power supply(V_{DD}) on \rightarrow LCD driver block power supply (V_{LCD}) on

• Power off: LCD driver block power supply (V_{LCD}) off \rightarrow Logic block power supply (V_{DD}) off

When 5V signal is applied to the CE, CL, DI, and $\overline{\text{INH}}$ pins which are to be connected to the controller and if the logic block power supply (V_{DD}) is off, set the input voltage at the CE, CL, DI, and $\overline{\text{INH}}$ pins to 0V and apply the 5V signal to these pins after turning on the logic block power supply (V_{DD}).

System Reset

1. Reset function

The LC75818PT performs a system reset with the V_{DET} . When a system reset is applied, the display is turned off, key scanning is disabled, the key data is reset, and the general-purpose output ports are set to and held at the low level (VSS).

These states that are created as a result of the system reset can be cleared by executing the instruction described below. (See Figure 5.)

• Clearing the display off state

Display operation can be enabled by executing a "display on/off control" instruction. However, since the contents of the DCRAM, ADRAM, and CGRAM are undefined, applications must set the contents of these memories before turning on display with the "display on/off control" instruction. That is, applications must execute the following instructions.

- Set display technique (The "set display technique" instruction must be executed first.)
- DCRAM data write
- ADRAM data write (If the ADRAM is used.)
- CGRAM data write (If the CGRAM is used.)
- Set AC address
- Set display contrast (If the display contrast adjustment circuit is used.)

After executing the above instructions, applications must turn on the display with a "display on/off control" instruction.

Note that when applications turn off in the normal mode, applications must turn off the display with a "display on/off control" instruction or the \overline{INH} pin.


• Clearing the key scan disable and key data reset states

By executing the following instructions not only create a state in which key scanning can be performed, but also clear the key data reset.

- "Set display technique" (The "set display technique" instruction must be executed first.)
- "Set key scan output port / general-purpose output port state"

• Clearing the general-purpose output ports locked at the low level (VSS) state By executing the following instructions clear the general-purpose output ports locked at the low level (VSS) state and set the states of the general-purpose output ports.

- "Set display technique" (The "set display technique" instruction must be executed first.)
- "Set key scan output port / general-purpose output port state"



DCRAM data write

ADRAM data write (If the ADRAM is used.)

CGRAM data write (If the CGRAM is used.)

Set AC address

Set display contrast (If the display contrast adjustment circuit is used.)

[Figure 5]

2. Block states during a system reset

(1) CLOCK GENERATOR, TIMING GENERATOR

When a reset is applied, these circuits are forcibly initialized internally. Then, when the "set display technique" instruction is executed, oscillation of the OSC pin starts in RC oscillator operating mode (the IC starts receiving the external clock in external clock operating mode), execution of the instruction is enabled.

(2) INSTRUCTION REGISTER, INSTRUCTION DECODER

When a reset is applied, these circuits are forcibly initialized internally. Then, when instruction execution starts, the IC operates according to those instructions.

(3) ADDRESS REGISTER, ADDRESS COUNTER When a reset is applied, these circuits are forcibly initialized internally. Then, the DCRAM and the ADRAM addresses are set when "Set AC address" instruction is executed.

(4) DCRAM, ADRAM, CGRAM

Since the contents of the DCRAM, ADRAM, and CGRAM become undefined during a reset, applications must execute "DCRAM data write", "ADRAM data write (If the ADRAM is used.)", and "CGRAM data write (If the CGRAM is used.)" instructions before executing a "display on/off control" instruction.

- (5) CGROM
 - Character patterns are stored in this ROM.
- (6) LATCH

Although the value of the data in the latch is undefined during a reset, the ADRAM, CGROM, and CGRAM data is stored by executing a "display on/off control" instruction.

(7) COMMON DRIVER, SEGMENT DRIVER

These circuits are forced to the display off state when a reset is applied.

(8) CONTRAST ADJUSTER

Display contrast adjustment circuit operation is disabled when a reset is applied. After that, the display contrast can be set by executing a "set display contrast" instruction.

(9) KEY SCAN, KEY BUFFER


When a reset is applied, these circuits are forcibly initialized internally, and key scan operation is disabled. Also, the key data is all set to 0. After that, key scanning can be performed by executing a "set key scan output port/general-purpose output port state" instruction.

(10) GENERAL PORT

When a reset is applied, the general-purpose output port state is locked at the low level (VSS).

(11) CCB INTERFACE, SHIFT REGISTER

These circuits go to the serial data input wait state.




(3) Output pin states during the reset period

Output pin	State during reset
S1 to S80	L (V _{LCD} 4)
COM1 to COM10	L (V _{LCD} 4)
KS1 to KS6	L (V _{SS})
P1 to P4	L (V _{SS})
D0	H *20


Note: *20. Since this output pin is an open-drain output, a pull-up resistor (between $1k\Omega$ and $10k\Omega$) is required. This pin is held at the high level even if a key data read operation is performed before executing the "set display technique" or "set key scan output port/general-purpose output port state" instruction.

OSC Pin Peripheral Circuit

(1) RC oscillator operating mode (when the "set display technique (OC=0)" instruction is executed) When RC oscillator operating mode is selected, an external resistor Rosc and an external capacitor Cosc must be connected between the OSC pin and GND.




(2) External clock operating mode (when the "set display technique (OC=1)" instruction is executed) When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to $22k\Omega$) between the OSC pin and external clock output pin (external oscillator). Determine the value of the resistance according to the maximum allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.



Note when applying a 5V signal to the CE, CL, DI, and INH pins


When applying a 5V signal to the CE, CL, DI, and $\overline{\text{INH}}$ pins which are to be connected to the controller, set the input voltage to the CE, CL, DI, and $\overline{\text{INH}}$ pins to 0V if the logic block power supply (V_{DD}) is off, and apply the 5V signal to those pins after turning on the logic block power supply (V_{DD}).

1/8 duty, 1/4 bias drive technique (for use with normal panels)




- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22kΩ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply V_{DD}.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1k\Omega$ and $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5V signal to the CE, CL, DI, and INH pins, set the input voltage to 0V if the logic block power supply (V_{DD}) is off, and apply the 5V signal to those pins after turning on the logic block power supply (V_{DD}).

1/8 duty, 1/4 bias drive technique (for use with large panels)




- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22kΩ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1k\Omega$ and $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5V signal to the CE, CL, DI, and INH pins, set the input voltage to 0V if the logic block power supply (V_{DD}) is off, and apply the 5V signal to those pins after turning on the logic block power supply (V_{DD}).

1/9 duty, 1/4 bias drive technique (for use with normal panels)




- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to $22k\Omega$) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1k\Omega$ and $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5V signal to the CE, CL, DI, and INH pins, set the input voltage to 0V if the logic block power supply (V_{DD}) is off, and apply the 5V signal to those pins after turning on the logic block power supply (V_{DD}).

1/9 duty, 1/4 bias drive technique (for use with large panels)




- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22kΩ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1k\Omega$ and $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5V signal to the CE, CL, DI, and INH pins, set the input voltage to 0V if the logic block power supply (V_{DD}) is off, and apply the 5V signal to those pins after turning on the logic block power supply (V_{DD}).

1/10 duty, 1/4 bias drive technique (for use with normal panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22kΩ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1k\Omega$ and $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5V signal to the CE, CL, DI, and INH pins, set the input voltage to 0V if the logic block power supply (V_{DD}) is off, and apply the 5V signal to those pins after turning on the logic block power supply (V_{DD}).

1/10 duty, 1/4 bias drive technique (for use with large panels)



- Note *22. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V_{DD} rise time when power is applied and the logic block power supply voltage V_{DD} fall time when power drops are both at least 1 ms, as the LC75818PT is reset by the V_{DET}.
 - *23. If a variable resistor is not used for display contrast fine adjustment, the V_{LCD}4 pin must be connected to ground.
 - *24. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22kΩ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
 - *25. If the function of $\overline{\text{INH}}$ pin is not used, the $\overline{\text{INH}}$ pin must be connected to the logic block power supply VDD.
 - *26. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1k\Omega$ and $10k\Omega$) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
 - *27 When applying a 5V signal to the CE, CL, DI, and INH pins, set the input voltage to 0V if the logic block power supply (V_{DD}) is off, and apply the 5V signal to those pins after turning on the logic block power supply (V_{DD}).

LC75818PT

Sample Correspondence between Instructions and the Display (When the LC75818PT-8560 is used)

	LSB	Inst	truction (he	exadecimal)		MSB						
No.	D40 to	D44 to	D48 to	D52 to	D56 to	D60 to	Display	Operation				
	D43	D47	D51	D55 application	D59	D63						
1		(Ini		with the VD	ЕТ)			Initializes the IC. The display is in the off state.				
2								Sets to 1/8 duty 1/4 bias display drive				
	Set display technique 0 8							technique				
		DCRAM	/ data write	e (incremen	-	Ŭ		Writes the display data " " to DCRAM				
3	0	2	0	0	1	А		address 00H				
			-	-	-			Writes the display data "S" to DCRAM				
4	DCRAM data write (increment mode)					5		address 01H				
		DCRAM	A data write	e (incremen	t mode)	Ū		Writes the display data "A" to DCRAM				
5		BOIG			1	4		address 02H				
		DCRAM	A data write	e (incremen	t mode)	7		Writes the display data "N" to DCRAM				
6		Borta			E E	4		address 03H				
		DCRAM	A data write	e (incremen		т		Writes the display data "Y" to DCRAM				
7		201010			9	5		address 04H				
		DCRAM	/ data write	e (incremen	-	5		Writes the display data "O" to DCRAM				
8		201010			F	4		address 05H				
9		DCRAM	I data write	e (incremen	-	т		Writes the display data " " to DCRAM				
		Borta			0	2		address 06H				
10		DCRAM	A data write	e (incremen		2		Writes the display data "L" to DCRAM				
	DCRAM data write (increment mode)							address 07H				
		DCRAM	A data write	e (incremen	-	•		Writes the display data "S" to DCRAM				
11		BOIG			3	5		address 08H				
		DCRAM	A data write	e (incremen		Ū		Writes the display data "I" to DCRAM				
12	DCRAM data write (increment mode)							address 09H				
		DCRAM	A data write	e (incremen	-	4		Writes the display data " " to DCRAM				
13		Borta			0	2		address 0AH				
		DCRAM	A data write	e (incremen	•	2		Writes the display data "L" to DCRAM				
14		BOIG			C C	4		address 0BH				
		DCRAM	A data write	e (incremen	-	•		Writes the display data "C" to DCRAM				
15		2010 11			3	4		address 0CH				
		DCRAM	I data write	e (incremen	•	т		Writes the display data "7" to DCRAM				
16		2010 11			7	3		address 0DH				
		DCRAM	A data write	e (incremen		5		Writes the display data "5" to DCRAM				
17		201010			5	3		address 0EH				
		DCRAM	A data write	e (incremen	-	5		Writes the display data "8" to DCRAM				
18	DCRAM data write (increment mode)							address 0FH				
		DCRAM	A data write	e (incremen	-	5						
19	DCRAM data write (increment mode)							Writes the display data "1" to DCRAM address 10H				
		DCPAN	A data write) (incremen		5		Writes the display data "8" to DCRAM				
20	DCRAM data write (increment mode)							address 11H				
			A data write) (incromos	-	3						
21		DCRAN		e (incremen		^		Writes the display data " " to DCRAM address 12H				
			0	2	0	A		Continued on next				


Continued on next page.

Contin	ued from p	preceding p	bage.				1					
	LSB	In	struction (h	exadecima	al)	MSB						
No.	D40 to	D44 to	D48 to	D52 to	D56 to	D60 to	Display	Operation				
	D43	D47	D51	D55	D59	D63						
22			Set AC	address				Loads the DCRAM address 00H and the				
			0	0	0	2		ADRAM address 0H into AC				
23			Display or	/off control			SANYO LSI LC758	Turns on the LCD for all digits (16 digits) in				
23	F	F	F	F	1	4		MDATA				
			Displa	ıy shift			SANYO LSI LC7581					
24					1	С		Shifts the display (MDATA only) to the left				
25			Displa	ıy shift			ANYO LSI LC75818					
					1	С		Shifts the display (MDATA only) to the left				
			Displa	iy shift			NYO LSI LC75818					
26					1	С		Shifts the display (MDATA only) to the left				
			Displa	iy shift			YO LSI LC75818	Shifts the display (MDATA only) to the left				
27					1	С	YU LSI LC/5818					
		-	Displa	iy shift								
28					1	С	O LSI LC75818	Shifts the display (MDATA only) to the left				
			Dienla	w shift	•	Ũ						
29	Display shift						LSI LC75818	Shifts the display (MDATA only) to the left				
			Diaplay or	loff control	•	С						
30			Display or					Set to sleep mode, turns off the LCD for all digits				
	0 0 0 0 8 4					4						
31		Display on/off control				1	LSI LC75818	Turns on the LCD for all digits (16 digits) in				
	F	F	F	F	1	4		MDATA				
32		Set AC address					SANYO LSI LC758	Loads the DCRAM address 00H and the				
32		0 0 0 2				2		ADRAM address 0H into AC				


Note: *28. This sample above assumes the use of 16 digits 5×7 dot matrix LCD. CGRAM and ADRAM are not used.

Notes on the controller key data read techniques

- 1. Timer based key data acquisition
 - Flowchart



• Timing chart



t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))

- t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
- t7: Key address (43H) transfer time
- t8: Key data read time

• Explanation

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every t9 period without fail. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation.

The period t9 in this technique must satisfy the following condition.

t9>t6+t7+t8


If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

T=_____


T=

fCK

- 2. Interrupt based key data acquisition
 - Flowchart



• Timing chart



- t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))
- t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
- t7: Key address (43H) transfer time
- t8: Key data read time

 $T = \frac{1}{fosc}$ $T = \frac{1}{fCK}$

• Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t10 has elapsed by checking the DO state when CE is low and reading the key data. The period t10 in this technique must satisfy the following condition.

t10>t6

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.

							Γ					
		Ĵ		5	÷	, e	Γ					

11																
11	Â	Ä	Ê	ц	Î	Ï	Ô	Ö	Û	ü	ã	õ	å	0	уц	ц
0 1																
11	Á	À	É	́Ш	Í	Ì	Ó	Q	Ú	Ù	Ã	Õ	Å	a	ň	è.
-																
110	11/	4	\propto	ĥ	4	۳ ۲	π	10000 100		ب ت	7	Ц	Д	~	*	0
0																
1 1 0	<i>₩</i>	£	2	1K		4	1]	K	r⊬	~	<	ىد		<	Ψ.	₽
-																
101		•	~	÷••••••	н Н	*	Ŕ	+		ب ب	П	+		K	 ل	\sim
0																
101		0000				•	A	۲ 1999	~		н Н	 *	4	н г	######################################	> >
-																
1 0 0	a> ■	5000000 000000000000000000000000000000	e)	е:	î	ï	Ô	ö	ů	ü	ñ	č	~~	> 50		: <u>-</u>
0																
100	ه	وروں اک	é	e,	í 	ì	ý	0000 00 0	τ,	ù	л У	Č	Š	, ŋ	i	<u> </u>
-																
011	đ	9999		s S	t 1	л р	>	3	×	y	222000 N	8888888		~		
0																
011		а	٩	د د	q	е	f	50 50	<u>بر م</u>	.1			1	E	9	0
010		\sim	R	S	T	D	>	8	X	Y	Z		ł		,	
0																
010	8	A	8	U U	D	ш	Ľ.	U U	Ŧ	I) I	X	L L	V	z	0
			[8888888					
001	0	1	2		4	5	9	L	~	6			V			¢.
0																
0.01				#	↔	%	&	-		(*	+				
			÷			6										
000	σ	β	+	• •	к	••••	Φ	φ	Æ	8	E	8	1000		→	\rightarrow
		1	11						Ψ.							,
MSB	CG RAM(1)	(2)	(3)	(4)	(2)	(9)	(1)	(8)	(6)	(10)	(11)	(12)	(13)	(14)	(15)	(16)
Lower 4BIT	0 0 0 0 0 LSB	0001	0010	0011	0100	0101	0110	0111	$1 \ 0 \ 0 \ 0$	1001	1010	1011	1100	1101	1110	1111

LC75818PT-8560 Character Font (Standard)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such choile attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.